

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/608,575 06/30/2003		Tae Yun Kim	40296-0006	7309	
26633	7590 04/26/2006		EXAMINER		
	CHRMAN WHITE & M	TSAI, SHI	TSAI, SHENG JEN		
	E ISLAND AVE, NW FON, DC 20036-3001	ART UNIT	PAPER NUMBER		
	,		2186	2186	
			DATE MAILED: 04/26/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applicat	ion No.	Applicant(s)				
Office Action Summary		10/608,5	575	KIM, TAE YUN				
		Examine	er	Art Unit				
		Sheng-Je	en Tsai	2186				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).								
Status								
1)⊠	Responsive to communication(s) filed on	06 April 2006.						
2a)[_	This action is FINAL. 2b)	ction is FINAL . 2b) This action is non-final.						
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.								
Disposition of Claims								
 4) Claim(s) 1-23 is/are pending in the application. 4a) Of the above claim(s) 3-5 and 20 is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 1,2,6,7,12,14 and 19-23 is/are rejected. 7) Claim(s) 8-11,13 and 15-18 is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement. 								
Application Papers								
9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority under 35 U.S.C. § 119								
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
	e of References Cited (PTO-892)		4) Interview Summary					
2) Notice 3) Information	e of Draftsperson's Patent Drawing Review (PTO-9 mation Disclosure Statement(s) (PTO-1449 or PTO/r No(s)/Mail Date		Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ite	D-152)			

Application/Control Number: 10/608,575 Page 2

Art Unit: 2186

DETAILED ACTION

1. This Office Action is taken in response to Applicants' Request for Continued Examination filed on April 6, 2006 regarding application 10/608,575 filed on June 30, 2003.

2. Claims 1-2, 6-19 and 21-23 are pending under consideration.

3. Response to Terminal Disclaimer

The terminal disclaimer filed on April 6, 2006 disclaiming the terminal portion of any patent granted on this application which would extend beyond the expiration date of patent 6,950,364 has been reviewed and has been accepted. The terminal disclaimer has been recorded.

As a result of the acceptance of the terminal disclaimer, double patenting rejections of claims 1-23 as being anticipated by patent **6,950364** as stated in the previous Office Action have been withdrawn.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

5. Claims 1-2, 6-7, 12, 14, 19 and 21-23 are rejected under 35 U.S.C. 102(e) as being anticipated by Hwang et al. (US 6,590,822).

Art Unit: 2186

As to claim 1, Hwang et al. disclose a self-refresh device [System and method for Performing Partial Array Self-Refresh Operation in a Semiconductor Memory Device (title)], comprising:

a command decoder for outputting the mode register set signal, the self-refresh signal and a refresh flag signal by decoding an externally inputted refresh command [the memory device enters into a self-refresh mode in response to an externally input command signal (column 2, lines 11-23); the command buffer, figure 16, 1601; column 13, lines 60-67; column 14, lines 1-4];

a refresh counter for outputting a refresh request signal by performing a counting operation corresponding to a refresh cycle in response to the refresh flag signal [cell data are amplified in connection with a self-refresh counter in Block1, figure 15a (column 17, lines 1-7)];

an internal address counter for counting and generating an internal address in response to the refresh flag signal and the refresh request signal [figure 16, 1605, shows the internal address counters; column 2, lines 57-65];

a partial array self-refresh decoder [abstract; column 2, lines 50-57] for generating a plurality of control signals for performing a partial array self-refresh operation in response to the mode register set signal, the self-refresh signal, and the internal address [a mode register setting signal PMRS is at a logic high level ... (column 8, lines 27-48); column 3, lines 13-31]; and

a row address strobe generator [RAS, figure 4; column 7, lines 60-67] for controlling a row active signal for selectively activating one or more banks or a

Art Unit: 2186

certain region in a selected single bank [1/2, 1/4, 1/8 or 1/16 of a selected memory bank (column 2, lines 50-57)] depending on states of the plurality of control signals when a refresh operation signal is activated [column 3, lines 5-12].

As to claim 2, Hwang et al. teach that the device according to claim 1, further comprising:

a row pre-decoder for outputting an external address as a row address in a normal mode, and outputting the internal address as the row address in a refresh mode [the row address pre-decoder, figure 16, 1607; column 3, lines 45-50].

As to claim 6, Hwang et al. teach that the device according to claim 1, wherein the partial array self-refresh decoder comprises:

an extended mode register set decoder for outputting a register set control signal by decoding a bank selection address in response to the mode register set signal [a mode register setting signal PMRS is at a logic high level ... (column 8, lines 27-48)];

a plurality of address latches each of which for outputting register set address bit by latching an external address, in response to the register set control signal and the self-refresh signal when the mode register set signal is applied [column 8, lines 3-18]; and

a partial array self-refresh controller for selectively activating the plurality of control signals by decoding the plurality of register set addresses depending on input of the internal address [the refresh controller, figure 2, 217; column 6, lines 39-45].

Art Unit: 2186

As to claim 7, Hwang et al. teach that the device according to claim 6, wherein the register set control signal is activated when the mode register set signal is activated, a most significant bit address of the bank selection address is high, and a second most significant bit of the bank selection address is low [a mode register setting signal PMRS is at a logic high level ... (column 8, lines 27-48)].

As to claim 12, Hwang et al. teach that the partial array self-refresh controller outputs the plurality of control signals by decoding the plurality of register set addresses and the plurality of inverted register set addresses [abstract; column 2, lines 50-57; a mode register setting signal PMRS is at a logic high level ... (column 8, lines 27-48); column 3, lines 13-31].

As to claim 14, Hwang et al. teach that the device according to claim 1, wherein the row address strobe generator generates the row active signal depending on a bank selection address and a normal operation signal in a normal mode, and generates the row active signal depending on the plurality of control signals and the refresh operation signal activated in a refresh mode [during a normal operating mode ..., column 2, lines 1-10; column 6, lines 10-22; column 8, lines 3-17].

As to claim 19, Hwang et al. teach that the row address strobe generator is comprised to have the same number of the banks [figure 16; column 3, lines 5-12].

As to claim 20, refer to "As to claim 1."

As to claim 21, Hwang et al. teach that the extended mode register set decoder sets up a code for performing a self-refresh operation on a cell array.

Application/Control Number: 10/608,575 Page 6

Art Unit: 2186

corresponding to a half of one bank when a partial array self-refresh operation is in a half of bank mode, and for performing a self-refresh operation on a cell array corresponding to a quarter of one bank when a partial array self-refresh operation is in a quarter of bank mode [1/2, 1/4, 1/8 or 1/16 of a selected memory bank (column 2, lines 50-57)].

As to claim 22, Hwang et al. teach that when the partial array self-refresh operation is in a half of bank mode, the partial array self-refresh decoder activates a number of control signals corresponding to a quarter of the plurality of control signals until a most significant bit of address becomes high [1/2, 1/4, 1/8 or 1/16 of a selected memory bank (column 2, lines 50-57)].

As to claim 23, Hwang et al. teach that when the partial array self-refresh operation is in a quarter of bank mode, the partial array self-refresh decoder activates a number of control signals corresponding to a quarter of the plurality of control signals until at least one of two most significant bits of address becomes high [1/2, 1/4, 1/8 or 1/16 of a selected memory bank (column 2, lines 50-57)].

Allowable Subject Matter

6. Claims 8-11, 13 and 15-18 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

7. Related Prior Art of Record

The following list of prior art is considered to be pertinent to applicant's invention, but not relied upon for claim analysis conducted above.

- Tsern et al., (US 6,345,009), "Apparatus and Method for Refreshing Subsets of Memory Devices in a Memory System."
- Jung, (US 6,137,742), "Semiconductor Memory Device Having Self-Refresh Control Circuit."
- Seyyedy, (US 5,818,777), "Circuit for Implementing and Method for Initiating Slef-Refresh Mode."

Conclusion

8. Claims 1-2, 6-7, 12, 14 and 19-23 are rejected as explained above.

Claims 8-11, 13 and 15-18 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sheng-Jen Tsai whose telephone number is 571-272-4244. The examiner can normally be reached on 8:30 - 5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Kim can be reached on 571-272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/608,575 Page 8

Art Unit: 2186

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Sheng-Jen Tsai Examiner Art Unit 2186

April 14, 2005

PIERRE BATAILLE
PRIMARY EXAMINER
4119106